## Remarks/Arguments

## Summary

By this Amendment, claims 13-16 have been added, and accordingly, claims 1-16 are now pending in the application.

## Request For Clarification

In the Advisory Action of May 14, 2004, the Examiner responded to Applicants previous Request For Reconsideration as follows:

Does NOT place the application in condition for allowance because: the arguments are not persuasive. In addition, during examination, the claims must be interpreted as broadly as their terms reasonably allow. This means that the words of the claim must be given their plain meaning unless applicant has provided a clear definition in the specification. ... In response to applicant's arguments against the references individually, one cannot show nonobviousness by attacking references individually where the rejections are based on combination of references. ...

The Examiner is respectfully requested to address the <u>substance</u> of Applicants' assertions contained in the Request For Reconsideration dated April 21, 2004.

It is Applicants position that even if Nakano et al. was modified as apparently suggested by the Examiner, the resultant would be clearly distinct from the presently claimed invention. For convenience, Applicants prior comments are reproduced below:

Claims 1-12 were rejected under 35 U.S.C. ¶103 as being unpatentable over Nakano et al. (US 6534384) in view of Jones et al. (US 6117778) and/or Liu et al. (US 6287961). Applicants respectfully traverse this rejection.

Nakano et al. is directed to the formation of a silicon-on-insulator (SOI) substrate by <u>adhering two wafers 1 and 2 to one another</u> and then subjecting the adhered wafers to the processes illustrated in FIGS. 1(a) – (j) thereof. These steps are summarized below:

FIG.1(b):	Upper wafer 1 having insulating layer 3 is adhered to lower
	wafer 2;

- FIG. 1(c): Oxidation is carried out, resulting in insulating layer 4;
- FIG. 1(d): Side portions of upper wafer 1 are grinded;
- FIG. 1(e): Remaining side portions of upper wafer 1 are etched away;
- FIG. 1(f): Upper wafer 1 (1') is subjected to polishing;
- FIG. 1(g): Upper wafer 1 (1") is subjected to PACE;
- FIG. 1(h): Masking tape 6 is placed on upper wafer 1"; and
- FIGS. 1(i)-(j): Peripheral etching is carried out.
- FIG. 2A of Nakano et al. corresponds to the results obtained after the polishing process of FIG. 1(f) of Nakano et al. Specifically, the upper silicon wafer 1' is polished at FIG. 1(f), whereby, as shown in FIG. 2A, the insulating layer (buried oxide 5) remains between the upper and lower silicon wafers. In other words, the upper silicon wafer 1' is polished, but the underlying oxide layer 5 is not polished.

Nakano et al. does not teach polishing the oxide layer 5 as apparently suggested by the Examiner.

Further, the present claims recite coating of a photoresist on the planarized layer having the uniform and non-uniform regions. In contrast, Nakano et al. teaches the placement of a masking tape 6 on the silicon layer 1".

Nakano et al. does not teach depositing a layer to a predetermined thickness on a wafer, and then planarizing the deposited layer to remove a portion of the deposited layer, where the resulting planarized layer includes a uniform region of uniform thickness extending along a wafer surface, and a non-uniform region of non-uniform thickness corresponding to an upper sidewall of the wafer. That is, mentioned above, Nakano et al. polishes the upper silicon wafer 1'.

Further, Nakano et al. does not teach coating a photoresist layer on the planarized layer. Rather, Nakano et al. teaches the placement of a masking tape 6 on the silicon layer 1" (i.e., the portion of the wafer 1' remaining after PACE).

As a separate matter, it is noted that the present invention is generally directed to minimizing the thickness of a deposited layer remaining at a dead zone region of the wafer. In contrast, Nakano et al. is generally directed to bonding/adhering of a thin layer by planarization and heat-treatment processes.

For <u>at least</u> the reasons stated above, Applicants respectfully contend that claims 1-12 are neither anticipated by, nor rendered obvious in view of, the teachings of the cited references, taken individually or in combination.

## **Conclusion**

No other issues remaining, reconsideration and favorable action upon the claims 1-12 now present in the application are requested.

Respectfully submitted,

**VOLENTINE FRANCOS & WHITT, PLLC** 

By:

Adam C. Volentine Reg. No. 33,289

September 21, 2004

VOLENTINE FRANCOS & WHITT, PLLC 12200 Sunrise Valley Drive, Suite 150 Reston, VA 20191 (703) 715-0870